Energy management is a critical challenge in multicore processors due to continuous technology scaling. Previous methods have mostly focused on the energy minimization of the processor cores. However, energy overhead of the off-chip voltage regulator (VR) has recently shown to be a nontrivial part of the total energy consumption and has been previously overlooked. In this paper, we propose an overall energy optimization method for the system that minimizes both per-core energy consumption and VR energy consumption using dynamic voltage frequency scaling and VR phase scaling by solving a comprehensive convex model. In order to improve the accuracy of the task latency model, a new task model considering both computation and memory access of the task is also developed. Furthermore, for better scalability and lower online overhead, we decompose our proposed convex method into two stages: 1) an offline stage and 2) an online stage. During the offline stage, we explore the convex model by assuming different numbers of active phases of the VR, various workload pressures and workload characteristics to collect the optimal frequency assignments under different scenarios. During the online stage, the specific frequency assignment for cores and optimal active phase number of the VR are selected and applied based on the actual workload pressure and its characteristics running on the cores. Experiments on real benchmarks show that when compared with the state-of-the-art approaches, which are oblivious to VR overheads and exploit slack time to achieve energy minimization, our method can achieve a significant energy saving of up to 22.4% with negligible online overhead.
the processor cores in the multicore platforms [2] [3] [4] [5] [6] [7] [8] . Among the available methods, dynamic voltage and frequency scaling (DVFS) is the most pervasive. Unfortunately, most of the previous DVFS schemes only consider the power consumption of on-chip cores and overlook the overhead of power delivery system. Moreover, most works target only computeintensive applications while neglecting the memory-bound characteristics of applications [2] , [6] , [9] .
In most existing energy minimization works using DVFS, the overhead of the power delivery system of the multicore platform has been largely overlooked. The power delivery system delivers sufficient and stable power from the off-chip source to on-chip cores. Meanwhile, it also incurs a high energy overhead, especially for the multiphase switching voltage regulators (VRs). A multiphase switching VR is comprised of multiple small VRs working in parallel, each of which is called a VR phase, and all VR phases operate in an interleaving mode to share the total burden of delivering output current. Recent studies suggest that a typical multiphase offchip VR can consume an overhead power of up to 20%-50% of its input power [10] , [11] . Hence, it is critical to optimize the power consumption of a VR considering its salient power overhead. Previous works have shown that disconnecting some phases at light load, denoted as phase scaling, can improve the conversion efficiency and reduce the power overhead of a VR [10] [11] [12] . Nevertheless, these works only focus on the power losses of a VR itself and determine the number of active phases according to the flow-in current at circuit level instead of considering the whole system power consumption. Few works have explored VR's phase scaling from a system perspective [13] [14] [15] . However, none of the methods consider the impact of phase scaling of a multiphase VR on DVFS selection for energy optimization of the whole platform. All of these works determine the DVFS level of the cores first, and then select the active phase of VR based on the flowin current. The shortcoming of these methods is that during the decision of DVFS setting, the phase scaling of multiphase VR is overlooked, which will lead to an inefficient DVFS level for the whole platform. In return, the phase scaling of VR is also affected by the inefficient DVFS level. The challenges to optimize energy consumption of the whole system lie in the interaction between DVFS levels and VR phase scaling.
In order to address the aforementioned challenges, in this paper, we propose a comprehensive convex-optimization-based approach for optimizing the per-core DVFS and phase scaling of the off-chip VR, such that the total energy consumption of a platform, including the on-chip cores and an off-chip multiphase VR, can be minimized for independent execution of tasks with deadlines. In our proposed method, the DVFS setting is determined with an awareness of phase scaling of the off-chip VR. Meanwhile, phase scaling is set from a system level for energy minimization of the whole platform. In addition, our approach takes the CPU-bound and memory-bound characteristics of tasks into consideration to identify appropriate DVFS setting and VR phase number. Static power is also included in the power model of the cores. Based on the characteristics of tasks and the power models of the cores and VRs, we formulate a convex optimization problem that is able to provide an optimal setting of both DVFS and the off-chip VR within polynomial complexity [16] , [17] . Furthermore, to achieve better scalability and lower online overhead, the proposed convex method is decomposed into two stages: 1) an offline stage and 2) an online stage. During the offline stage, we explore the convex model by assuming different numbers of active phases of the VR, and various workload pressures and workload characteristics to collect the optimal frequency assignments under different scenarios, and store them in a look-up table. During the online stage, based on actual workload pressure and its characteristics processed by the cores, the specific frequencies for cores and active phase number of the VR are selected from the table and applied to the system. To validate the efficiency and scalability of the two-step comprehensive convex optimization approach, we evaluate our algorithm on three different targeted platforms consisting of 4 cores, 8 cores, and 16 cores, respectively. Experiments on real benchmarks show that comparing with previous approaches, our method can achieve significant energy savings of up to 22.4%.
In summary, the main contributions of this paper include the following. 1) To achieve the system level energy optimization, we consider the interaction between per-core DVFS and phase scaling of VR and develop a comprehensive convex optimization model. 2) To reduce the online overhead and improve scalability, we decompose the proposed convex-optimization model into two stages: a) an offline stage and b) an online stage, which significantly reduces the optimization time without incurring energy overhead. 3) We investigate our proposed model on 4-core, 8-core, and 16-core platforms, respectively. The experimental results show that our method has reduced the system energy consumption by up to 22.4% with good scalability. The rest of this paper is organized as follows. Section II discusses the existing methods for energy consumption minimization on multicore systems. Section III explains the backgrounds and preliminaries for a multiphase VR, and also introduces our task latency model as well as power model. A motivational example and the proposed convex formulation are presented in Section IV, followed by the two-stage decomposition of the convex optimization approach. Section V describes the experimental results and analysis. Section VI concludes this paper.
II. RELATED WORK
The energy minimization of multicore processors using DVFS policies has been widely used, and many related approaches have been proposed [2] , [5] [6] [7] [8] , [18] . Slack minimization (SM), which selects the lowest possible frequency to extend the execution of a task to minimize energy consumption while catching the deadline, is most commonly adopted [5] , [19] , [20] . In [5] , energy minimization is achieved by exploiting the execution slacks where static energy is not taken into consideration. Convex models have been formulated to achieve energy optimization in [6] , [8] , and [18] . In [8] , several DVFS strategies under bounded execution times are proposed. However, only dynamic power consumption is considered. In [6] and [18] , the energy consumption of a core is modeled at cycle level and only targets streaming applications, which cannot take the influence of task characteristics; for example, the memory access latency, into consideration. In [7] , energy efficiency is formulated as a machine learning problem and much system data at runtime are collected for DVFS classification. This method incurs huge training overhead offline and high computational complexity at run-time. Spiga et al. [21] introduced a memory-boundedness aware DVFS algorithm to exploit memory-bounded tasks for slack claim, yet it neglects the influence of static power on total energy. In [2] , an analytical energy model is proposed to give the DVFS level for energy minimization through computing the first derivation. However, it only works for the computeintensive workload, while applications with memory-bound characteristics are not considered. Moreover, all the above works do not consider the overhead of the off-chip VR, and their models cannot be directly extended to include the impact of the VR. A power delivery system has a significant energy overhead due to its nontrivial parasitic resistance and capacitance of the VRs, which has been demonstrated in the previous works [10] [11] [12] , [19] , [22] . However, most previous works on VRs have only concentrated on the components of the VR to improve the power efficiency of the VRs alone. In [22] , a convex model is formulated to determine the parameters (channel width of MOS, phase number, switching frequency, etc.) of on-chip and off-chip VRs for exploring the tradeoff between the advantages and costs of employing on-chip VRs. In [10] , hybrid power delivery system with both on-chip and off-chip VRs is shown to be more effective in maintaining high efficiency in a large range of output loads than the conventional paradigm with off-chip VRs.
In order to improve the energy efficiency of a multiphase VR, there are also previous works proposed to explore the phase scaling at light loads [10] [11] [12] , [23] . In [23] , a simple technique of dynamically changing the number of phases as a function of load is proposed for reducing fixed losses at light load. In [12] , a time-optimal digital controller for the phase scaling, which is implemented in the FPGA, is introduced. In [11] , a look-up table storing the maximum load current value of the highest efficiency indexed by the P-state value and the number of active phases, is formed offline and used at run-time to select the optimal active phase of the VR. Burton et al. [24] introduced a system control method for fully integrated VR on a fourth generation Intel Core based on the current activity level of the domain. In [10] , a quantized power management scheme is used to disconnect active phases based on the load. As just discussed, all these above works have only focused on reducing the power loss of VRs itself while ignoring the interaction between the power consumption of the VRs and the cores.
Despite the few recent papers that have explored VRs from a system perspective as in [13] , [14] , and [19] , little attention has been paid to the question of how to maximize the energy saving of a multicore platform from both VR and DVFS optimization. Kim et al. [19] explored the potential system-wide energy savings of implementing both off-chip and on-chip VRs in a 4-core CMP system. They apply an integer linear programming (ILP) to determine the DVFS levels for each core at offline. However, the ILP model only includes the power consumption of the cores while neglecting the power overhead of VRs. Choi et al. [13] proposed a DVFS policy that is aware of the VR overhead characteristics for low-power embedded systems. They derive the optimal frequency of a core based on a power model to minimize the total energy consumption in both the core and the VR. However, the method only targets a single-phase VR for a single core. In [14] and [15] , a VR consolidation method (VRCon), that combines cores of the same voltage level as well as relatively small amount of load current to be powered by a single VR, is proposed to reduce the VR power loss in the multicore platform. However, the VRCon method assumes a VR-to-core distribution network, which incurs huge area and power overhead. Therefore, from a system perspective, how to efficiently modulate the phases of multiphase VRs and adaptively adjusting DVFS levels of cores according to the system workload is worth exploring. In this paper, we propose an energy optimization method that combines phase scaling of VRs with DVFS to minimize the total energy consumption of a multicore platform. Fig. 1 shows a targeted system that is composed of an off-chip multiphase VR and four one-phase on-chip VRs supporting per-core DVFS [19] . For a bigger system containing eight or sixteen on-chip cores, the system model is similar to Fig. 1 . The off-chip VR performs the first step of converting the power supply voltage, assumed to be 12 V [10] , to an intermediate voltage of 2.0 V [10] , which is then shared by the on-chip components. The intermediate voltage, denoted as V int , drives four on-chip regulators that further step down the voltage to different levels supplied to on-chip cores.
III. SYSTEM DESIGN

A. System Model
The off-chip VR is usually implemented as a multiphase VR to deliver a high load current as increased number of phases help to reduce conduction losses and improve transient response [10] , [11] , [22] . On the other hand, the conversion efficiency for a multiphase VR is usually quite low at a light load if all phases remain on-state, due to its fixed switching losses and control logic losses [10] . We consider phase scaling for off-chip VR as a control knob for energy minimization for the whole platform. For an on-chip VR supporting per-core DVFS, the load current is usually relatively small. The sizes of MOS transistors and inductors are smaller, while the switching frequency is usually much higher than that of an off-chip VR [10] , [19] , which incurs a non-negligible power overhead. Therefore, it is important to take the power overhead of an onchip regulator into consideration when determining the DVFS level of its associated core for energy minimization. In this paper, we derive the parameters of an off-chip and on-chip VR using PowerSoc considering a six phase off-chip VR and one-phase on-chip VR [10] .
B. Voltage Regulator
A switching VR commonly consists of MOS power transistors, inductors, and capacitors, as well as the feedback control circuit, as shown in Fig. 2 [19] . The control circuit switches ON/OFF MOS power transistors at a certain frequency to generate a pulse wave, which then goes through a low-pass filter composed of an inductor and capacitor, thereby providing a steady output voltage for its load. But this does not come free. The parasitic capacitance and resistance of the MOS and inductors incur non-negligible power overhead. Therefore, it is important to model power losses of the VR for better power efficiency of the whole system. There are four main parts of power losses to discuss. We adopt the simple yet efficient model in [10] (2)
where P driver , P Ron , P Rind , and P ctrl represent the switching loss of the MOS power bridge, resistive loss of the MOS power transistors, resistive loss of the inductor, and the power loss of the control circuit, respectively. C eff is the effective switching capacitance of the MOS transistors and f sw is the switching frequency of the transistors. V driver denotes the supply voltage of the drivers and control logic. R on,H and R on,L denote the on-state parasitic resistance of high/low-side MOS transistors and R ind denotes the parasitic resistance of the inductor. I ind and I ind are the average and peak-to-peak value of the inductor current in one phase, respectively. V in and V out are the input and output voltage of the regulator, respectively. D is the duty ratio of the gate signal and I ctrl stands for the supply current of the control circuit of each phase. In addition to the power losses listed above, there are other negligible power losses, e.g., static power P stat and short circuit power P sc . Note that for an off-chip VR and on-chip VR, the above parameters are totally different and we use the superscripts off and on to distinguish them. For an on-chip VR, the overhead can be expressed as
A multiphase VR is comprised of multiple small VRs working in parallel, which provides several advantages in terms of output fluctuation reduction and faster response, but incurs high power losses. The components in the dashed box in Fig. 2 form a phase for the multiphase regulator. Thus, the total power loss of an off-chip VR with n active phases is given by P off vr = n · P off driver + P off Ron + P off Rind + P off ctrl + P off stat + P off sc . (7) As shown in Fig. 3 , the conversion efficiency of a multiphase VR is highly dependent on the active phase number n and its load. When the load is reduced, some phases can be disconnected to share the load current among a decreased number of phases to improve the power efficiency of the VR. In this paper, the number of active phases is one of the control knobs for energy optimization.
C. Characterization of Task Latency
A task is a sequence of instructions to be executed. Different kinds of instructions can incur different on-chip and off-chip latency, due to data dependency, cache miss, etc. Based on the latency type, they can be classified into CPU-bound or memory-bound instructions [19] , [25] . Speeding up the processor helps to reduce the CPU-bound latency but it will not affect the time taken by memory-bound instructions. Thus, the execution time of a task j, t j can be modeled as in [25] 
where the first term u j represents the memory-bound latency, which does not change with varying operating frequency, and the second term w j /f represents the CPU-bound latency, which can be reduced by increasing the core's operating frequency. The parameters u j and w j are constants and depend on the characteristics of a task. t j , f pairs can be collected by running a task with different operating frequencies on gem5 simulator [26] at offline stage, and then the parameters u j and w j can be derived from the linear regression model. Fig. 4 shows the normalized execution time of three benchmarks from SPEC2006 [27] running with different operating frequencies. We can see that the change of execution time with increasing frequency differs from task to task. Thus, it is not sufficient to just use a simple inverse linear model to describe the task execution time as in [5] and [6] . We have validated the model (8) by comparing the predicted execution time with the actual execution time collected on gem5, and the result demonstrates that model (8) incurs less than 1% error, as illustrated in Fig. 4 , where the fitting curves match the scattered dots very well.
To ease understanding of this paper, we define two necessary terminologies to indicate the characteristics of tasks as follows.
1) Workload Pressure: If there is only one task j mapped on a core, the workload pressure of the core is defined as
where f max and T int represent the maximum frequency and deadline, respectively. Higher workload pressure suggests that the core needs to run faster to finish all tasks before the deadline. ψ > 1 indicates that even when applying the highest frequency some tasks still cannot catch the deadline. 2) CPU-Bound Ratio: The CPU-bound ratio of tasks is defined as
A task with a high CPU-bound ratio means that w j dominates over u j in (10) , which suggests that the processing time of the task t j is dominated by the w j /f part and can be obviously reduced by slightly increasing the operating frequency. On the contrary, a low CPU-bound ratio indicates that the processing time of the task is dominated by u j , and t j does not change visibly with varying operating frequency. In this paper, the CPU-bound ratio of task is also referred to as workload characteristics and these two terms are used interchangeably.
D. Power Model
For each on-chip core, the overall power consumption is composed of dynamic power and static power. Following the simple yet sufficiently accurate model in [6] , we model the overall power consumption of core i as
where the first term represents the dynamic power and the second term represents the static power. V i is the supply voltage for core i, which is matched with its frequency f i . I leak is the leakage current, and C is the circuit effective capacitance. We adopt the leakage power model in [28] and [29] for its simplicity and enough accuracy, where I leak in this model is assumed to be a fixed parameter that accounts for 30% of the total current at the nominal frequency. For DVFS, the relationship between voltage and its corresponding frequency can be modeled as a linear function [19] as
where k and V 0 are constants depending on the manufacturing technology and can be derived from the linear regression model based on the given available V, f pairs.
IV. CONVEX MODEL-BASED ENERGY MINIMIZATION
Different from the existing approaches for energy minimization, our convex formulation incorporates the impact of multiphase VR overheads and the interaction between VRs and cores. Besides this, application characteristics are also considered. Our proposed methodology selects the optimal number of active phases of the off-chip VR and per-core DVFS setting based on convex optimization. The optimization objective is to minimize the system level energy consumption comprising of energy consumed by the on-chip cores and off-chip multiphase VR. As a result, we develop a comprehensive power management methodology for minimizing the total energy consumption of the complete system. In this section, we first present a motivational example to illustrate the necessity of the system level optimization with VR scaling. Then, a comprehensive convex model to achieve the energy minimization of the whole system is derived in detail. Finally, in order to achieve better scalability, we decompose the comprehensive convex model into a two-stage algorithm to significantly reduce the online running time.
A. Motivational Case Study
In this section, we explain why the comprehensive modeling of system energy consumption is important through a simple example. For ease of understanding, we adopt the 4-core platform shown in Fig. 1 . The technology parameters of cores and VRs are presented in Section V-A. We consider a processor with 16 voltage settings, from 1.340 V down to 0.988 V with scaled frequencies from 2 GHz down to 600 MHz, similar to the V, f pairs in [30] . To make the motivational example easy to follow without affecting generality, we assume four cores executing the same duplicated tasks. Two different cases are taken as an example here: Case 1: running Task 1, τ 1 with parameter u τ 1 = 0, w τ 1 = 0.3 on all four cores; and Case 2: running Task 2, τ 2 with parameter u τ 2 = 0.85, w τ 2 = 1.3 on all four cores, with a deadline equal to 5 ms. We select tasks with different characteristics (workload pressure and CPU-bound ratio) to show the drawbacks of existing energy optimization methods.
For comparison, we implement two representative and effective energy minimization methods in [2] and [5] as our baseline algorithms. In [2] , an analytical energy model of an interval including static power is proposed. It minimizes the energy model and derives the DVFS level offline. This model gives the optimal DVFS level setting without incurring online overhead. However, as most previous works, this method only assumes the task as CPU-bounded. We denote this baseline algorithm as analytical model (AM) [2] . To model the power consumption of a core according to the model in [2] , p core (f ) = b · f a + s, we use a curve-fitting and obtain b = 1.699, a = 1.721, and s = 1.412 based on (11) and (12) for our experimental setup. We also implement the representative SM technique as proposed in [5] as another baseline algorithm for comparison. SM is a commonly used efficient method for minimizing energy consumption, and it selects the lowest operating frequency to execute a task while catching its deadline. However, this method cannot take the static energy into consideration, yet the static part has significantly contributed to the total energy consumption.
Since [2] and [5] only target the DVFS setting optimization without considering VR overhead, in order to make a fair comparison for the system level optimization, we construct another two representative baselines by applying the DVFS strategies in [2] and [5] , followed by the state-of-art flowin-current-based VR phase scaling method in [10] and [11] . In the following experiments, we will use the following four baselines to compare with our proposed system energy minimization model. Fig. 5 illustrates the energy consumption of the entire platform when applying different energy optimization strategies for the two cases. For both cases, SM [5] , [19] , [20] selects 0.6 GHz which is the lowest possible frequency, and the AM in [2] selects 1.3 GHz which is derived as the optimal point from the energy model. However, from the histogram in Fig. 5 , SM and AM performs better in different case. It is because SM does not consider static power, and AM derives the frequency offline which cannot adapt to the variation of online tasks. This drawback becomes more serious when the model does not consider the memory-bound task characteristics.
Moreover, comparing SP and AP to SM and AM, respectively, we can see that phase scaling of VRs can greatly reduce the overall energy consumption of the whole platform. However, all the previous works for energy minimization determines the DVFS level of the cores first, and then selects the active phase of the VR based on the flow-in current. This means that in the first step of the DVFS setting, the overhead of the multiphase VR is not considered, which will lead to a nonoptimal DVFS level for the whole platform. In return, the phase scaling is also degraded by the nonoptimal DVFS level setting. For example, in Fig. 5 , for case 1, SP determines DVFS level of 0.6 GHz and phase scaling n = 1, while our proposed comprehensive algorithm determines the DVFS level of 1.1 GHz and n = 2 phase for the VR. For case 1, CP outperforms the conventional SP by a 13.3% in terms of energy saving. Although our proposed algorithm increases the frequency and activates more phases of VR, it leads to lower energy consumption. The slightly higher frequency can greatly reduce the execution time of a fully compute-intensive task like case 1, which can substantially reduce the static energy consumption and offset the increase of dynamic energy. For case 2, AP determines the DVFS level of 1.3 GHz and phase scaling n = 2 phases, while our proposed comprehensive algorithm determines the DVFS level of 0.7 GHz and n = 1 phase for the VR. This decision achieves a 19.4% energy saving. Thus, it can be seen that, compared to the conventional methods of determining DVFS, which are unaware of the overhead of VRs followed by phase scaling based on the flow-in current, there is still great room to improve the energy saving in the multicore platform with a multiphase VR. Thus, we propose a comprehensive convex-optimization-based approach that incorporates the per-core DVFS and phase scaling of VR in one convex model, with the CPU-bound and memory-bound characteristics of applications considered.
B. Problem Formulation
Given the system models and task model described in Section III, a set of independent tasks τ = {τ 1 , τ 2 , . . . τ j , . . .} are assigned to the on-chip cores Cores = {C 0 , C 1 , . . . , C m } at the beginning of every DVFS interval T int , during which the DVFS level does not change. Assuming that during the task assignment and DVFS interval setting, all the assigned tasks must be finished in the current DVFS interval. The objective of our optimization problem is to set the frequency of onchip cores and select the number of active phases for off-chip VR, such that the total energy consumed by the system is minimized.
Since task mapping to cores is not the focus of this paper, we employ a representative load balancing algorithm [31] for initial task assignment. Once the tasks are mapped to cores, tasks assigned to the same core are clubbed together to form a hypertask. A hyper-task is the collection of all the tasks mapped to the same core. Within a hyper-task, intratask scheduling is not required as these are independent of each other. The total execution time of all tasks assigned to C i can be represented as
where U i and W i represent the summation of u, w of all respective tasks assigned to core C i . Thus, the deadline constraint is expressed as
According to (9) and (10), the workload pressure and CPUbound ratio of the hyper-task can be expressed as
Higher workload pressure suggests that the core needs to run faster to finish all tasks before the deadline. i > 1 indicates that even when applying the highest frequency some tasks still can not catch the deadline. Thus, the number of tasks that can be assigned to a core must conform to the constraint i ≤ 1.
C. Comprehensive Convex Model
Based on the power model in Section III-D, the phase current I off ind and the number of active phases n of the off-chip VR need to satisfy a constraint that the output power of the off-chip VR is equal to the power consumption of the on-chip components
In the same way, for the ith on-chip VR, the phase current I on
Note that these sums of quadratic equality (17) and (18) do not conform to the rules of geometric programming (GP) [16] . We can relax it to an inequality, and it is shown in [17] that the relaxed problem is equivalent to the original problem and is able to derive the same optimal results. From (1) to (7) , P driver , P ctrl , and P stat for both an on-chip and off-chip VR are constants depending on the characteristics of the VR. P off Ron and P off Rind are directly proportional to square of I off ind , and P on Ron,i and P on Rind,i are proportional to the square of I on i . Please note that I off ind and I on i are viewed as intermediate variables in the following convex model in (22) , thus P Ron and P Rind in (2) and (4) also exhibit a quadratic equality constraint. Similar to the constraint in (17) , the power loss model of the off-chip VR in (7) can also be relaxed to an inequality constraint P off vr ≥ n · P off driver + P off Ron + P off Rind + P off ctrl + P off stat + P off sc . (19) Energy consumption of the whole system is comprised of two parts: 1) the energy consumed by on-chip components and 2) the energy consumed by an off-chip VR
E on_chip denotes the energy consumed by all cores and its associated on-chip VRs, which is the summation of the energy of the individual core and its associated on-chip VR. Thus,
E off_vr represents the energy overhead of the off-chip VR during a DVFS interval, which is the product of power consumption, P off vr , and activation time, t, of the off-chip VR. Combining all the constraints listed above, the problem formulation is presented as follows: 
where f min and f max represent the restrictions of the minimum and maximum frequency, and N represents the total number of phases of the off-chip VR. The above problem formulation is actually a GP problem that can be converted to a convex optimization problem with polynomial complexity using logarithmic transformation [17] . In (22) , the core's operating frequency f i and the number of active phases n are continuous real variables. After f i_opt and n opt are found in the solver, which will be discussed later in this paper, we need to map these optimal values to an available frequency and an integer value of the number of active phases. To guarantee to catch the deadline, the core's frequency f i is set to an available frequency that is closest to and not smaller than f i_opt . The number of active phases of the off-chip VR, n, is set to the nearest integer to n opt , i.e., n = (n opt + 0.5) .
Incorporating the selection of the active phase number of the off-chip VR and DVFS into a comprehensive convex model leads to a bigger exploration space as compared to those considering the DVFS of the processor alone, and gives a globally optimal solution for energy minimization in polynomial time. Besides this, the latency characteristics of tasks and the overhead of the off-chip VR are precisely modeled. Compared to the previous works, these advantages greatly help to optimize the total energy of the whole system.
D. Two-Stage Decomposition
Although the comprehensive convex model in (22) can give the globally optimal setting of per-core DVFS and optimal active phase number of the VR, the complexity of the convex model in (22) is polynomial in the number of variables and constraints [17] , [32] . This means that the running time to solve the convex problem increases sharply with the increasing number of cores since more cores lead to more variables f i and constraints on f i . For example, for a 4-core platform, the specific GP solver, GGPLAB [33] takes around 3 ms to solve the convex model in (22) while for an 8-core platform, the solving time increases to 7 ms, as discussed in Section V-A. This makes it infeasible to find the optimal solution at the online stage within one DVFS interval.
The sharply increasing time overhead highly hinders the scalability of our convex model implementing at the online stage. Therefore, we decompose our comprehensive convexoptimization-based method into two stages: 1) an offline stage and 2) an online stage, to reduce the online overhead.
1) Offline Stage: The offline stage of our method, which is performed at design time for a multicore platform, is depicted in Fig. 6 . During the offline stage, we solve the convex model in (22) with a convex optimization solver and collect the optimal frequency assignments corresponding to the different number of active phases of the VR for various workload pressures and workload characteristics, and store them in a look-up table. As shown in Fig. 6 , the off-chip VR model, power model of the cores, and system model are obtained as inputs. In the rounded rectangles, there are three varying values. When i and i , which define the workload pressure and workload characteristics of the cores, respectively, are specified, U i and W i for tasks on cores can be derived from (15) and (16) . The convex optimization procedure is solved for different workload pressures i , different workload characteristics i , and n active phases of the VR. As repeating the procedure for all possible combinations of i and i of the different cores leads to exponential complexity and infeasibility, we simplify the process by only iterating on one workload pressure value and one workload characteristics value for all cores. This is feasible since we assume a load balancing algorithm for task assignment, which leads to a relatively balanced workload distribution on every core. Furthermore, during the online stage, the different workload pressures and workload characteristics of every core are considered since we use the actual value of i and i to determine the frequencies of cores, as discussed in the online stage in the next section.
For each combination of these three variables, we substitute U i , W i , and n with specific values in convex formulation in (22) and solve it at design time. Please note that we fix the active phase number n of the VR, as a specific integer value in every iteration of the convex optimization procedure. This is because the active phase number of the VR must be an integer and its available range is very limited due to the constraint of the total phase number of the VR [11] .
To elucidate clearly the two-stage decomposition of our convex-optimization-based method, we present an example of applying our comprehensive convex model on a 4-core platform as shown in Fig. 1 , where the off-chip VR and on-chip cores are modeled as in [10] and [30] , respectively. The DVFS interval, T int , is set to be 5 ms. Table I gives the optimal solutions of the offline stage of our method for different workload pressures and different numbers of active phases of VR n when the workload characteristics is fixed at 0.9. We can see that the optimal solutions in each column, corresponding to the same number of active phases of the VR, remain almost unchanged until increases up to 0.55 or 0.66, as shown in the blue cells. Similar to Table I, Table II , which gives the optimal solutions of the comprehensive convex model when the workload characteristics is fixed at 0.8, also shows the same discipline that optimal solutions in each column remain unchanged until the workload pressure exceeds some threshold. Furthermore, it is easily found that the values in the blue cells are exactly the frequencies that catch the deadline constraint. For example, in the last row in Table I , where U = 0.6, W = 5.4, we can get the frequency lower bound f ≥ 1.23 based on (14) .
From the optimal solutions in Tables I and II, we conclude two facts. 1) In Tables I and II , the workload characteristic is fixed while varying and n. Based on the definition in (16), a fixed workload characteristic means a fixed linear ratio between U i and W i , namely U i = δ · W i , where δ = (1 − )/ . Thus, when the workload pressure increases (U i , W i increases), the objective function in the convex model [in (22) ] actually does not change if we divide it with the coefficient W i . As a result, the optimal solutions for the convex model remain unchanged if the deadline constraints are inactive, as shown in Fig. 7 , where an inactive constraint does not have any effect on the optimal solution. 2) When the workload pressure pushes the lower bound of the frequency to a value exceeding the original optimal solution, the deadline constraints become active. In this case, the optimal solution of the convex model turns out to be the value which exactly catches the deadline constraint, as shown in Fig. 8 , where an active constraint pushes the optimal solution to catch the constraint. Based on the above facts, it is easily found that we do not need to store the whole content of Tables I and II in the lookup table of the frequency assignment at design-time. What we Fig. 7 . Optimal solution to a convex problem with inactive constraints. Fig. 8 . Optimal solution to a convex problem with active constraints .   TABLE III  LOOK-UP TABLE CREATED DURING OFFLINE STAGE need to store is only the optimal frequency assignments corresponding to the different number of active phases of the VR and various workload characteristics when the deadline constraint is inactive, namely when the workload pressure is low. During the online stage, the stored optimal frequency with the inactive deadline constraint is retrieved and compared with the lower-bound frequency derived from the deadline constraint. The bigger of the two values is exactly the optimal solution of the original convex model with the deadline constraint considered.
The look-up table we created at design-time is shown in Table III. The results in Tables I and II correspond to the second and third row in Table III. Note that in this table we have  mapped the optimal values in Tables I and II to an available frequency that the on-chip cores support. Thus, fewer registers are needed for storing the look-up table since we can record the integer level number, which ranges from 1 to 15 (corresponding to 0.6 GHz-2.0 GHz), instead of recording the floating-point frequency values. In this way, the 2-D array of Table III only takes 36 integers, namely 144 bytes if we assume an integer takes up 4 bytes. From Table III , we can see that the values of two adjacent rows, namely the optimal frequency assignments for two adjacent workload characteristics and the same number of active phases of VR, are very close. This means that the look-up table we create during offline stage is fine-grained in terms of workload characteristics. Thus, it can maintain a good optimality of the original convex model in (22) .
2) Online Stage: Fig. 9 presents the overall flowchart of the online stage of our method. During the online stage, first, the workload characteristics array cur of all cores are computed. Then, for active phase number n = 1, 2, . . . , N, the frequency assignments of all cores are retrieved from the look-up table indexed by n and the closest workload characteristics to cur . From Table III , we can see that when = 0.5, the frequency approaches to 0.6 GHz, which is the lowest available frequency. Thus, if < 0.5 for a hyper-task on a core, we select 0.6 GHz as the frequency assignment for this core. In this way, we can get N frequency arrays f n=1 stored , f n=2 stored , . . . , f n=N stored corresponding to active phase number n = 1, 2, . . . , N. Next, each of these N frequency arrays is element-wisely compared with the lower-bound frequency array f _lower , where f _lower denotes the lower-bound frequency array of an individual core and is derived from (14) . The bigger elements in each comparison form the candidate frequency assignments f n=1 opt , f n=2 opt , . . . , f n=N opt for active phase number n = 1, 2, . . . , N. Thus, we have N local optimal settings of per-core frequency, and the active phase number of the VR, namely f n=1 opt , n=1 , f n=2 opt , n=2 , . . . , f n=N opt , n=N . To find the most energy-efficient setting among these N choices, we use an exhaustive method since N is usually a small integer [11] . The total energy of the whole platform of these N local optimal settings, E n=1 pred , E n=2 pred , . . . , E n=N pred , can be predicted based on the objective function in (22) . The minimum value in E n=1 pred , E n=2 pred , . . . , E n=N pred is easily found and the corresponding setting of f n opt , n is exactly the most energy-efficient setting of per-core DVFS and active phase number.
From the flowchart in Fig. 9 , we can see that for a platform with M on-chip cores and the VR with N phases, the online stage performs NM integer reads and comparisons, followed by TM computations, where T is the number of terms in the (21) . Thus, for a 4-core platform with a total of six phases VR, the total number of cycles of the online stage of our decomposed algorithm only reaches up to several thousands of cycles. For a core running with 1 GHz, this only takes about several microsecond. Compared to the interval of 5 ms, the online overhead is negligible. Furthermore, compared to solving the comprehensive convex model in (22) at run-time, which takes around 3 ms for a 4-core platform using the GGPLAB solver [33] , our online stage has greatly reduced the online overhead and improved its scalability.
V. EXPERIMENTAL RESULTS
In this part, we validate the efficiency of our approach through a series of experiments on real benchmarks. First, we present the experimental setup, followed by a thorough analysis of the results comparing our proposed methodology with the conventional DVFS technique.
A. Experimental Setup 1) System Configuration: We build our system using the processor and VR model described in Sections III-A and III-B. To show the scalability of our method, we use three different targeted platforms consisting of 4, 8, and 16 cores, respectively. We assume the Intel Haswell processors supporting per-core DVFS and the capacitance C for each core is derived from gem5, C = 1.5 nF. The voltage-frequency pairs are based on the work in [30] , which has been described in Section IV-A. For the relationship between voltage and its corresponding frequency that is modeled in (12) , we calculate the fitting constants using linear regression based on the available DVFS states and obtain that k = 0.2467 and V 0 = 0.8493. The predicted voltages retrieved from (12) are compared against the given voltage levels in [30] and it is found that the model (12) only incurs a less than 1% error. The DVFS interval is set to be 5 ms and it can be increased by the OS scheduler if a longer interval is needed. For the off-chip and on-chip VR for a 4-core platform, the parameters in (1)- (7) are obtained from [10] and are listed in Tables IV and V. For bigger platforms consisting of 8 and 16 cores, the parameters of the VR are obtained in the same way. For good performance and low complexity, the total number of phases of the off-chip VR is set to N = 6 according to [11] .
2) Convex Optimization Solver: During the offline stage, we need to use a solver to find the global optimal solution for the comprehensive convex model. For a 4-core platform as shown in Fig. 1 , the CVX [16] , which is a general convex problem solver, takes around 2 s, while a specific GP solver, GGPLAB, only takes around 3 ms to determine the optimal solution [33] . As for an 8-core platform, the solving time increases to 6.5 s and 7 ms for CVX and GGPLAB, respectively. For a 16-core platform, the solving time increases to 8.5 s and 11 ms. In our experiment, we use the CVX solver for its acceptable running time and ease of programming. Note that the convex optimization solver is only applied at offline stage to collect the optimal solutions for different inputs. Thus, the running time overhead of the solver lies in the offline stage. With regard to online overhead, it only includes tens of accesses to the look-up table and comparisons between several entries, which incurs negligible overhead, as we have discussed in the online stage section in Section IV-D.
3) Task Benchmarks: Our task set comprises of independent tasks with a balanced mix of CPU-bound and memorybound latency characteristics. To ensure the diversity, we use an extensive data set collected across all workloads in the SPEC 2006 benchmark suite [27] . The CPU-bound ratios of tasks in these benchmarks vary from 1.0 to 0.6. In the following experiments, we use the benchmarks povray, soplex, dealll, gcc, and mcf as the workload with CPU-bound ratios range from 1.0 to 0.6. The latency data for each benchmark is divided into 1 million instruction intervals, and these data are collected on gem5 using all available operating frequencies. Based on these latency data and their corresponding operating frequency, the curve fitting constants, u j and w j in (8), are calculated. As we have demonstrated in Section III-C, the execution time model in (8) incurs a less than 1% error. Besides this, tasks with different CPU-bound ratios will be used to explore the effects of task characteristics on energy minimization methods.
4) Experiments:
For comparison, we implement four baseline algorithms as discussed in Section IV-A. Although there are some previous methods based on convex optimization for energy optimization [6] , [18] , these methods cannot directly compare with our proposed model because their energy models are given at cycle level and only work for streaming applications. To fully evaluate our proposed model, we define two scenarios of applying our convex model. f n=1 stored , f n=2 stored , . . . , f n=N stored are all retrieved for active phase number n = 1, 2, . . . , N. In all, we conduct four different experiments to assess the energy efficiency of our proposed method. First, we demonstrate the advantages of applying DVFS with the help of our convex model through comparing Scenario 1 with Baseline 1 and Baseline 2. Next, to highlight the importance of considering the VR overhead, we conduct an experiment to compare Scenario 2 with Scenario 1. Then, Scenario 2 is compared against Baseline 1 and Baseline 2 to show the overall advantage of our approach. Finally, we validate our proposed comprehensive method against the decoupling method through comparing Scenario 2 with Baseline 3 and Baseline 4.
B. Results and Analysis for the 4-Core Platform 1) Reduced Convex Model:
We first compare the RC model with the traditional Baseline 1 and Baseline 2 to demonstrate the advantage of determining DVFS level using a convex model with task characteristics considered. Fig. 10 illustrates the breakdown of average energy consumption of an interval of the whole platform at various workload characteristics when = 0.3. For a fair comparison, the active phase number n in the RC model is set to be fixed at N through only retrieving f n=N stored during the online stage. As you can see, the AM in [2] achieves better energy efficiency than SM when is close to 1.0, while it behaves in the opposite way when decreases. However, in any case, the RC model always outperforms these two baseline algorithms since our convex model can achieve a better tradeoff between the dynamic energy, static energy, and VR overhead. Fig. 11 shows the relative energy saving of the RC model compared to SM. We select the workload pressure range from 0.3 to 0.45 because during this range we can see clearly the energy saving varies with the workload pressure. When workload pressure is lower than 0.3, the energy saving of RC compared to SM does not change and remains the plateau. When workload pressure is higher than 0.5, the deadline constraint pushes higher frequency bound and shrinks the available DVFS space which leads to energy saving tending to zero. The histogram shows that determining the DVFS level using convex optimization can achieve up to a 17.6% energy saving compared to the conventional SM method. This is due to the fact that our algorithm takes the static energy into consideration and uses precise task latency models. Hence, it can find the optimal point for total energy optimization. The trend of the histograms demonstrates two key properties of our convex algorithm.
1) The higher CPU-bound ratio gives a better energy saving when comparing RC to SM. This is because the high CPU-bound ratio provides an opportunity to greatly reduce the static energy by slightly increasing the operating frequency to greatly reduce the execution time of tasks. 2) Lower workload pressure gives better energy saving. This is due to the fact that high workload pressure means that the core has to run very fast to catch the deadline. Lower workload pressure has lower frequency bound and gives higher flexibility of DVFS. In Fig. 12 , the RC model shows an up to 11.4% energy saving compared to the AM in [2] . In contrast to Fig. 11 , the RC model achieves a better energy saving when workload characteristics are lower. This is because the memorybound characteristics of application are not considered in the AM [2] , while our method accurately models the CPU-bound and memory-bound characteristics of different applications.
2) Complete Convex Model: In this section, we conduct experiments to compare the complete convex model with four baselines. These experiments prove the importance of optimizing DVFS level and phase scaling of VR in a comprehensive model, instead of determining DVFS and phase scaling in a decoupled manner. Fig. 13 illustrates the breakdown of the average energy consumption of an interval of the whole platform at various workload characteristics when = 0.3 with overhead of the VR considered. Compared to Fig. 10 , we can see that the VR energy consumption has been greatly reduced through phase scaling. In our convex model, the VR overhead can also impact the decision of the DVFS setting. Fig. 14 illustrates the relative energy saving of the complete convex model compared to SM. From the histogram, we can see that our algorithm can reduce the total energy by up to 22.4% compared to Baseline1. The trend of the histograms shows that at light workload pressure, a higher CPU-bound ratio is more beneficial for energy saving, while at heavy workload pressure, a lower CPU-bound ratio gives a better energy saving. This is because at a light load, the energy saving due to the convex model dominates, while at a heavy load, the energy saving due to phase scaling dominates. Figs. 15 and 16 , respectively, illustrate the advantage of our proposed complete convex model compared to the decoupling methods, Baseline 3 and Baseline 4. The histograms show that our proposed model can achieve an up to 12.7% energy saving compared to the decoupling method Baseline 3, and an up to 16.3% energy saving compared to the decoupling method Baseline 4. This is due to our comprehensive method incorporating phase scaling and DVFS into one comprehensive convex model with an accurate task characteristics model, which enlarges the exploration space. It gives a globally optimal selection of DVFS and phase scaling, as shown in Fig. 5 . Fig. 15 . Energy saving of the complete convex model over the SM followed by flow-in-current-based phase scaling for a 4-core platform. Fig. 16 . Energy saving of the complete convex model over AM followed by flow-in-current-based phase scaling for a 4-core platform. Fig. 17 . Energy saving of the complete convex model over SM followed by flow-in-current-based phase scaling for an 8-core platform.
C. Platform Scalability
The previous analysis shows that our proposed two-stage comprehensive convex model achieves great energy savings for a 4-core platform. To validate the scalability and feasibility of our method, we implement the two-stage comprehensive convex model on larger platforms with 8 cores and 16 cores. on-chip cores, which greatly guarantees the scalability of our two-stage method.
VI. CONCLUSION
This paper proposes a novel convex formulation to optimize the energy consumption of a multicore platform. Based on workload characteristics, the VR overheads and static power of the processors, our proposed algorithm combines the DVFS setting and phase scaling of the off-chip VR into an integrated convex model. To achieve better scalability of our comprehensive convex model, we decompose our method into an offline stage and an online stage. The experimental results show that our algorithm outperforms existing DVFS methods and achieves an up to 22.4% energy saving. Even compared to the conventional DVFS technique followed by the flow-incurrent-based phase scaling method, our approach can achieve an up to 16.3% energy saving.
